Editing CXD2981GB
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
== CXD2981GB ([[CELL BE]] - 65nm) == | == CXD2981GB ([[CELL BE]] - 65nm) == | ||
65nm variants: [[CXD2981AGB]] · [[CXD2981GB]] · [[CXD2989]] · [[CXD2989AGB]] · [[CXD2989GB]] · [[CXD2990GB]] · [[CXD2990AGB]] | 65nm variants: [[CXD2981AGB]] · [[CXD2981GB]] · [[CXD2989]] · [[CXD2989AGB]] · [[CXD2989GB]] · [[CXD2990GB]] · [[CXD2990AGB]] | ||
{{ | For pinout reference, see : [[CXD2964GB]] ([[CELL BE]] - 90nm) | ||
{| class="wikitable mw-datatable" style="width:100%" | |||
|+ CXD2981/89/90 (1342 pads) | |||
|- | |||
! Pad # !! Name !! Description | |||
|- | |||
| AV13 || SPI_SI/BE_SPI_DO || < Connected to syscon | |||
|- | |||
| AV23 || THERMAL_OVERLOAD/SYS_THR_ALRT || > Connected to syscon through transistor | |||
|- | |||
| AW13 || SPI_EN/BE_SPI_CS || < Connected to syscon | |||
|- | |||
| AW18 || HARD_RESET/BE_RESET_AND || < Connected to syscon | |||
|- | |||
| AY13 || SPI_CLK/BE_SPI_CLK || < Connected to syscon | |||
|- | |||
| BA13 || SPI_SO/BE_SPI_DI || > Connected to syscon through 47 resistor | |||
|- | |||
| BA17 || ATTENTION/BE_INT || < Connected to syscon | |||
|- | |||
| BA19 || POWER_GOOD/BE_POWGOOD || < Connected to syscon | |||
|} | |||
{{Wikify}} | |||
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> | {{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> |