View source for Boot Order

[[Category:Software]]
== Boot Sequence ==
Power on : syscon boots from it's internal (non-encrypted / dual banked) ROM *1 *2
 + syscon powers up various power subsystems
 + syscon powers up cell and checks status
 + syscon sends Cell configuration ring to Cell
 + syscon pulls the reset of Cell high -> Cell INIT
Cell INIT: CELL boots from it's internal ROM *2
 + Initialises I/O
 + fetches encrypted bootldr off NAND/NOR flash (at address 0xFC0000)
 + Initialises RAM
 + loads bootldr into Isolated SPU (SPE0)
 + Runtime Secure Boot decrypts and verifies bootldr and executes
 + bootldr decrypts lv0 which runs on PPU -> loaders INIT
loaders INIT: lv0 loads metldr (SPE2)
 + passes lv1ldr (which loads lv1) to metldr
 + passes lv2ldr (which loads lv2) to metldr
 + passes appldr (which loads vsh) to metldr
 + passes isoldr (which loads *.iso_spu_module) to metldr
 + passes rvkldr (which loads rvkprg / rvklist) to metldr

*1) Read/Writeable with undocumented / should also be read/writeable through serial port and possible to switch it to the backup bank1 with backup_mode pulled high
*2) CEX/Retail consoles go to standby with red light. SEX/SHOP/SECH will not standby, but instead boot through without waiting for powerbutton. Also check is done on all models if update is flagged to set it into firmware updating procedure
*3) Partialy Read/Writeable
about the disabled SPE: syscon reads it’s internal (non-encrypted) eeprom @ 0x48C30 which is value 0×06 on all CEX/Retail consoles and will set the cell config ring accordingly for 7 SPE’s. SPE0 and SPE2 are reserved for bootldr and metldr for isolation respectively. Setting the value to a nonworking state (e.g. 0×00, 0xFF, enabling a defective SPE or disabling a needed SPE for proper boot) might brick the console, locking you out from restoring the correct value to the syscon eeprom.

=== References ===
* [http://www.multiupload.com/7STWIQ8PBF CellBEBootprocess.pdf (177.69 KB)])
* [http://www.multiupload.com/KZPVRP2JP8 CBE_Secure_SDK_Guide_v3.0.pdf (182.63 KB)])
* [http://www.multiupload.com/9L0M97K4CH CellBE_HIG_65nm_v1.01_8Jun2007.pdf (2.38 MB)])
* [http://www.multiupload.com/KERLEWC2PW CellBE_HIG_90nm_v1.5_30Nov2007_pub.pdf (2.38 MB)])

== Chain of Trust ==
{| class="wikitable"
|-
! Name
! Location
! Processor
! Encryption
! Updateable
! Revokable
! Usage
! Exploited
|-
| Runtime Secure Boot
| Hardware based
| Cell
| Hardware Based
| no
| no
| Verification of images loaded into isolated SPE
| no
|-
| bootldr (Boot Loader)
| NAND/NOR (0xFC0000)
| SPE(0)
| Per Console Encrypted at factory
| No <span style="color:red;">*</span>
| No
| Boot lv0
| No
|-
| lv0 (Level 0)
| NAND/NOR (COREOS)
| PPU
| Static Encryption / Signed
| Yes
| No
| Setup Hardware
| No
|-
| metldr (Meta Loader)
| NAND/NOR (asecure_loader)
| SPE(2)
| Per Console Encrypted at factory
| No <span style="color:red;">*</span>
| No
| Run loaders
| Yes
|-
| lv1ldr (Level 1 (Hypervisor) Loader)
| NAND/NOR (COREOS)
| SPE(2)
| Static Encryption / Signed
| Yes
| No
| Decrypt lv1 (Hypervisor)
| Yes
|-
| lv2ldr (Level 2 (GameOS) Loader)
| NAND/NOR (COREOS)
| SPE(2)
| Static Encryption / Signed
| Yes
| No
| Decrypt lv2 (GameOS)
| Yes
|-
| appldr (Application Loader)
| NAND/NOR (COREOS)
| SPE(2)
| Static Encryption / Signed
| Yes
| Yes
| Decrypt games
| Yes
|-
| isoldr (Isolation Loader)
| NAND/NOR (COREOS)
| SPE(2)
| Static Encryption / Signed
| Yes
| No
| Decrypt modules
| Yes
|-
| rvkldr (Revokation Loader) (Discarded after 0.8)
| NAND/NOR (COREOS)
| SPE(2)
| Static Encryption / Signed
| Yes
| No
| decrypt revoke list
| Yes
|}
<span style="color:red;">*</span> : ofcourse with new hardware revisions, it is updated in factory. See [[Flash#new_metldr.2]]

== Chain of trust Diagram ==
[[File:Ps3-cryptochain.png]]

== Runtime Secure ==
This runtime secure boot, in fact, is tightly coupled with an SPE entering isolation mode.  An application must go through the hardware authentication step before it can execute on an isolated SPE.  When isolation mode is requested, first, the previous thread is stopped and cancelled.  Then, the hardware will automatically start fetching the application into the LS, and the hardware will verify the integrity of the application.  If the integrity check fails, the application will not be executed.  The check can fail for one of two reasons.  The application might have been modified within memory or storage.  Then, the assumption is that the functionality might have changed and it cannot be trusted anymore.  Or, the writer of the application does not know the cryptographic secret that is needed for a successful authentication. Otherwise, if the authentication check is successful, the hardware will automatically kick-start the application's execution in isolation mode. Because the hardware controls all of these steps, the verification of the application's integrity cannot be skipped or manipulated and will happen consistently and correctly.

* http://www.ibm.com/developerworks/power/library/pa-cellsecurity/

== Changes in firmware 3.60 ==

Lv0 has now been changed, LV0 now appears to encapsulate all of the loaders (appldr, isoldr, lv1ldr, lv2ldr). Now in order to break the chain of trust we need to be able to decrypt/exploit LV0 which at this time has not been done.

=== CoreOS PKG Filelisting ===
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;" 
|- bgcolor="#cccccc"
! File !! 1.00-1.94 !! 2.00-2.36 !! 2.40 !! 3.55 !! 3.56 !! 3.73
|-
| aim_spu_module.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| appldr || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{No}}
|-
| creserved_0 || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| default.spp || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| emer_init.self || {{No}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| eurus_fw.bin || {{No}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| hdd_copy.self || {{No}} || {{No}} || {{No}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| isoldr || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{No}}
|-
| lv0 || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| lv0.2 || {{No}} || {{No}} || {{No}} || {{No}} || {{No}} || {{Yes}}
|-
| lv1.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| lv1ldr || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{No}}
|-
| lv2_kernel.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| lv2ldr || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{No}}
|-
| manu_info_spu_module.self || {{No}} || {{No}} || {{No}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| mc_iso_spu_module.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| me_iso_for_ps2emu.self || {{No}} || {{No}} || {{No}} || {{No}} || {{No}} || {{Yes}}
|-
| me_iso_spu_module.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| pkg.srvk || {{No}} || {{No}} || {{No}} || {{No}} || {{Yes}} || {{Yes}}
|-
| prog.srvk || {{No}} || {{No}} || {{No}} || {{No}} || {{Yes}} || {{Yes}}
|-
| sb_iso_spu_module.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| sc_iso.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| sdk_version || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| spp_verifier.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| spu_pkg_rvk_verifier.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| spu_token_processor.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| spu_utoken_processor.self || {{No}} || {{No}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
| sv_iso_for_ps2emu.self || {{No}} || {{No}} || {{No}} || {{No}} || {{No}} || {{Yes}}
|-
| sv_iso_spu_module.self || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}} || {{Yes}}
|-
|}