Editing SSBUS controller

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 4: Line 4:
== Revisions ==  
== Revisions ==  
"HDD Controller":
"HDD Controller":
*1.2: CXD9546R (in DTL-T10000)
* 1.2: CXD9546R (in DTL-T10000)
*2.0: CXD9566R (on all retail PCMCIA-motherboards: GH-001, GH-003, GH-008)
* 2.0: CXD9566R (on all retail PCMCIA-motherboards: GH-001, GH-003, GH-008)
*3.0: CXD9611R (GH-004, GH-005, GH-006, GH-007, GH-010, GH-012, GH-013, GH-014)
* 3.0: CXD9611R (GH-004, GH-005, GH-006, GH-007, GH-010, GH-012, GH-013, GH-014)
*3.1: CXD9611AR (GH-006, GH-007, GH-010, GH-012, GH-013, GH-014)
* 3.1: CXD9611AR (GH-006, GH-007, GH-010, GH-012, GH-013, GH-014)
**Based on OKI MG73Q customer-structured array (at least some other revisions probably as well)


"SSBUS Controller":
"SSBUS Controller":
* 3.1: CXD9611BR (GH-015(12-22), GH-015(31-41), GH-016, GH-017, GH-018, GH-019, GH-022, GH-023, XPD-001, XPD-005)
* 3.1: CXD9611BR (GH-015(12-22), GH-015(31-41), GH-017, GH-022, GH-023, XPD-001, XPD-005)
*3.1: CXD9686AR (GH-019(31), GH-022(31))
* 3.1: CXD9686AR
*3.1: CXD9686BR (GH-015(31-41))
* 3.1: CXD9686BR (GH-015(31-41))
*3.1: CXD9686R (GH-015(31), GH-017, GH-019)
* CXD9686R (GH-017, GH-019)
*3.2: CXD2955R (GH-026, GH-027, GH-029, GH-032, GH-035)
* 3.2: CXD2955R (GH-026, GH-027, GH-029, GH-032, GH-035)
**Additionally also includes functionality of [[SPU2]]
** Additionally also includes functionality of [[SPU2]]


Starting with GH-026, the SSBUS controller and the [[SPU2]] were combined into a single chip (CXD2955R), until the SSBUS controller ultimately became obsolete with the introduction of the L-chassis (SCPH-750XX). From a software viewpoint, these newer consoles report a v3.1 SSBUS controller.
Starting with GH-026, the SSBUS controller and the [[SPU2]] were combined into a single chip (CXD2955R), until the SSBUS controller ultimately became obsolete with the introduction of the L-chassis (SCPH-75XXX). From a software viewpoint, these newer consoles report a v3.1 SSBUS controller.
Please note that all contributions to PS2 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS2 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)