Editing Chassis types

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 151: Line 151:
*Motherboards: GH-026
*Motherboards: GH-026
* Service manual (GH-026): https://archive.org/download/ps2-service-manuals/SONY%20PS2%20SERVICE%20MANUAL%20SCPH-50000%20GH-026%202ND%20EDITION.pdf
* Service manual (GH-026): https://archive.org/download/ps2-service-manuals/SONY%20PS2%20SERVICE%20MANUAL%20SCPH-50000%20GH-026%202ND%20EDITION.pdf
*[[SPU2]] + [[DEV9C]] combined into single chip (CXD2955R)
*SPU2 + SSBUS-Controller combined into single chip (CXD2955R)
*Different clock generation than in F/G/H chassis
*Different clock generation than in F/G/H chassis


Line 191: Line 191:
*'''GH-036/GH-040 and GH-037/GH-041 require different top shields with different heat sinks!'''
*'''GH-036/GH-040 and GH-037/GH-041 require different top shields with different heat sinks!'''
* Introduces new PPC 405 based [[IOP/Deckard|IOP]] with external 4MB DDR-SDRAM, which emulates functions of the old MIPS-based IOP as well as [[SPEED]]; has some compatibility issues
* Introduces new PPC 405 based [[IOP/Deckard|IOP]] with external 4MB DDR-SDRAM, which emulates functions of the old MIPS-based IOP as well as [[SPEED]]; has some compatibility issues
* As the functions of SPEED were integrated into the IOP, having [[DEV9C]] became obsolete, thus the combined DEV9C + SPU2 chip (CXD2955R) that was introduced with the I-chassis got "downgraded" to the older SPU2 (+SPU2 RAM) chip (CXD2947R), that was introduced way back with the G-chassis
* As the functions of SPEED were integrated into the IOP, having an SSBUS-controller became obsolete, thus the combined SSBUS-Controller + SPU2 chip (CXD2955R) that was introduced with the I-chassis got "downgraded" to the older SPU2 (+SPU2 RAM) chip (CXD2947R), that was introduced way back with the G-chassis
*2 drive mechanism variants exist: Mitsumi and Sankyo. '''These consoles require different top shells and proper MechaCon configuration data for each drive type!'''
*2 drive mechanism variants exist: Mitsumi and Sankyo. '''These consoles require different top shells and proper MechaCon configuration data for each drive type!'''
*No connector (or soldering pads for it) for connecting the modem daughter board anymore; the North-America-exclusive dial-up support was dropped entirely, similar to SCPH-70001/70010.
*No connector (or soldering pads for it) for connecting the modem daughter board anymore; the North-America-exclusive dial-up support was dropped entirely, similar to SCPH-70001/70010.
Please note that all contributions to PS2 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS2 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)